... ...
Home
News
Products
Services
Contact Us
Partners
Legal
Site Map

VRM-PMC-STM4

The VRM-PMC-STM4 is a telecommunications interface board in PMC form factor. The VRM-PMC-STM4 is targeted at telecom applications dealing with Synchronous Digital Hierarchy (SDH), such as SS7, ISDN or 3G/3.5G mobile applications in optical OC-12/STM-4 and SONET environments. Being equipped with an add/drop multiplexer/demultiplexer chipset, the VRM-PMC-STM4 is an ideal single board platform to interface between the frame oriented STM-4/SDH networks and classic TDM standards as E1/T1/J1 or E3/T3/J3. Possible applications are i.e. add/drop multiplexer or terminal multiplexer. The optical 622Mbps OC-12/STM-4 line interface is available on a standard OC-12SDH/STM-4 connector at the front panel. The OC-12/STM-4 framer is connected to an add/drop multiplexer/demultiplexer chipset. Since the chipset does the complete SDH pointer processing it is capable of accessing VT/TU tributary unit groups within VC3, VC4 and VC4-4c virtual containers and thus to extract/insert any of the 4*84 T1/J1 or 4*63 E1 streams including the respective clocking information contained in a single STM-4 SDH frame. Supported mappings are VT1.5/VT-2 or TU-11/TU-12 to VC3/VC4/VC4-4c or STM4/STM4c. The chipset supports the M13 and G.747 multiplexing. The multiplexer/demultiplexer chipset includes 4x84 T1/J1 framers or 4x63 E1 time sliced framers, each having individual Rx/Tx, CLK and SYNC signals. For T1, the framing standards SF, SLC-96 and ESF, for E1 G.704 and G.706 (CRC-4 multiframe), for J1 the TTC JT-G.704 as well as CRC-6 calculation are supported. The chip also provides full jitter attenuation. The T1/J1/E1 framers interface to the onboard H.110 controller. The H.110 controller allows flexible 64kbps timeslot routing between the various E1/T1/J1 streams. Thus it is possible to fully load the capacity of 4096 timeslots of the H.110 bus by the maximum subsets of the possible 4x84 T1/J1 or 4x63 streams jitter-free and synchronized via the backplane. The H.110 controller is capable of supporting frequencies higher than the standard 8MHz H.110 clock, thus exceeding the number of 4096 64kbps timeslots of a standard H.110 bus. The onboard H.110 bus controller offers access to the backplane TDM bus supporting the full H.110 bus (PTMC) or the SC Bus subset on the PMC multi-purpose I/O connectors.





Features:

PCI Interface- The VRM-PMC-STM4 is a P1386.1/Draft 2.0 compatible PMC Module, that can be plugged onto any VME, cPCI or other carrier board offering a PMC extension slot. The VRM-PMC-STM4 is PCI Rev 2.2 compatible (32 bit).
PCI Interface and Compliance- PCI Rev 2.2, 33 MHz/32bit
H.110 Bus (and subsets thereof)- H.110 (PTMC) and SCSA subset
Networking– One OC-12 SDH/STM-4 optical fibre interface on standard connector at front panel (SC duplex single or multimode transceiver)
Indicator LEDs- 4 software programmable LEDs at the front panel.
Operating System Support- Ok-1, VxWorks, LINUX
Power Consumption– 3.3V, 5V, 7.5W
Environmental– Temperature (operating): 0°C to +60°C with forced air cooling. Temperature (storage): -40°C to +85°C
Relative Humidity: 10% to 90% at +55°C (non-condensing)
Standard Compliance– P1386 and P1386.1/Draft 2.0
Applications– high density multiplexers, multi-service switches, edge routers and digital modems, Frame relay switches and access devices, SONET/SD add drop and terminal multiplexers, optical access equipment, digital access cross-connect systems.




Request a Quote for Ordering Info

Read the Datasheet

← Return to previous page

V Rose Microsystems - JKM Building
309 West Montgomery Street, Suite 16A
Johnstown, NY 12095 USA
Phone Number: 518-762-1288
Fax Number: 518-762-4399

This website may contain inaccuracies or typographical errors; V Rose Microsystems, Inc. will try to maintain the website's accuracy. V Rose Microsystems, Inc. may make improvements and/or changes in the products and services described in this site at any time without notice.
... ...
All Rights Reserved V Rose Microsystems, Inc. 2002-2008